In April 2016 Manchester eScholar was replaced by the University of Manchester’s new Research Information Management System, Pure. In the autumn the University’s research outputs will be available to search and browse via a new Research Portal. Until then the University’s full publication record can be accessed via a temporary portal and the old eScholar content is available to search and browse via this archive.

High-level Synthesis of GALS Systems

Mahdi Jelodari Mamaghani, Jim Garside

In: Designing with Uncertainity - Opportunities & Challenges Workshop: PAnDA Workshop on Designing with Uncertainty - Opportunities & Challenges; 17 Mar 2014-19 Mar 2014; University of York, UK. University of York; 2014.

Access to files

Abstract

The aim of this research is to automate the synthesis process of synchronous elastic (SE) systems whilst exploiting the advantages of data-flow concurrency of asynchronous design. This approach automates the integration of synchrony and asynchrony. Therefore, it makes it possible to investigate high level synthesis of Globally Asynchronous Locally Synchronous (GALS) systems without the need to build trivial links and ports and the adhoc insertion of synchronisers etc. Our proposed method enables the designer to use a unified language to develop flexible multiclocked SoCs.

Bibliographic metadata

Type of resource:
Content type:
Type of conference contribution:
Conference contribution title:
Publication date:
Conference title:
PAnDA Workshop on Designing with Uncertainty - Opportunities & Challenges
Conference venue:
University of York, UK
Conference start date:
2014-03-17
Conference end date:
2014-03-19
Publisher:
Abstract:
The aim of this research is to automate the synthesis process of synchronous elastic (SE) systems whilst exploiting the advantages of data-flow concurrency of asynchronous design. This approach automates the integration of synchrony and asynchrony. Therefore, it makes it possible to investigate high level synthesis of Globally Asynchronous Locally Synchronous (GALS) systems without the need to build trivial links and ports and the adhoc insertion of synchronisers etc. Our proposed method enables the designer to use a unified language to develop flexible multiclocked SoCs.

Institutional metadata

University researcher(s):

Record metadata

Manchester eScholar ID:
uk-ac-man-scw:229596
Created by:
Jelodari Mamaghani, Mahdi
Created:
20th July, 2014, 09:40:38
Last modified by:
Jelodari Mamaghani, Mahdi
Last modified:
6th April, 2016, 11:54:59

Can we help?

The library chat service will be available from 11am-3pm Monday to Friday (excluding Bank Holidays). You can also email your enquiry to us.