In April 2016 Manchester eScholar was replaced by the University of Manchester’s new Research Information Management System, Pure. In the autumn the University’s research outputs will be available to search and browse via a new Research Portal. Until then the University’s full publication record can be accessed via a temporary portal and the old eScholar content is available to search and browse via this archive.

Dynamic Streamprocessing pipelines on FPGAs targeting database acceleration

Vesper, Malte

[Thesis]. Manchester, UK: The University of Manchester; 2019.

Access to files

Abstract

With CPU performance scaling having decelerated significantly with the end of frequency scaling due to the power ceiling the industry has started to look into alternative accelerators again. This brought Cuda for GPU computing and moved GPUs in the portfolio for hosters. Another alternative that has become more and more popular recently are FPGAs. Currently FPGAs are mainly used as hot swappable ASICs. While this uses the flexibility of the FPGA to have the right `ASIC` for the task at hand, the 35x area overhead of FPGAs is a steep price to pay for this. We propose to use the reconfigurability of FPGAs to build pipelines on the fly. By using precompiled modules synthesis times can be avoided, yet the accelerator can be tailored to the task at hand.

Bibliographic metadata

Type of resource:
Content type:
Form of thesis:
Type of submission:
Degree type:
Doctor of Philosophy
Degree programme:
PhD Computer Science (48)
Publication date:
Location:
Manchester, UK
Total pages:
174
Abstract:
With CPU performance scaling having decelerated significantly with the end of frequency scaling due to the power ceiling the industry has started to look into alternative accelerators again. This brought Cuda for GPU computing and moved GPUs in the portfolio for hosters. Another alternative that has become more and more popular recently are FPGAs. Currently FPGAs are mainly used as hot swappable ASICs. While this uses the flexibility of the FPGA to have the right `ASIC` for the task at hand, the 35x area overhead of FPGAs is a steep price to pay for this. We propose to use the reconfigurability of FPGAs to build pipelines on the fly. By using precompiled modules synthesis times can be avoided, yet the accelerator can be tailored to the task at hand.
Thesis main supervisor(s):
Thesis co-supervisor(s):
Funder(s):
Language:
en

Institutional metadata

University researcher(s):

Record metadata

Manchester eScholar ID:
uk-ac-man-scw:319079
Created by:
Vesper, Malte
Created:
31st March, 2019, 16:49:07
Last modified by:
Vesper, Malte
Last modified:
8th April, 2020, 09:29:48

Can we help?

The library chat service will be available from 11am-3pm Monday to Friday (excluding Bank Holidays). You can also email your enquiry to us.