Coronavirus information for applicants and offer-holders

We understand that prospective students and offer-holders may have concerns about the ongoing coronavirus outbreak. The University is following the advice from Universities UK, Public Health England and the Foreign and Commonwealth Office.

Read our latest coronavirus information

MEng Computer Science with Industrial Experience / Course details

Year of entry: 2021

Course unit details:
Fundamentals of Computer Engineering

Unit code COMP12111
Credit rating 10
Unit level Level 1
Teaching period(s) Semester 1
Offered by Department of Computer Science
Available as a free choice unit? No


In this course you will learn about the design of digital electronic systems from simple digital circuits to the design of a simple processor. The exercises undertaken in laboratories complement the material covered in lectures. Professional commercial software tools are used in laboratories to enter designs and simulate their behaviour.


Students who are not from the School of Computer Science must have permission from both Computer Science and their home School to enrol.


The main aim of this course is to give students a basic understanding of the hardware which underpins computing systems.

Further aims include:

  • Introduction to basic logic and logic gates
  • Partitioning of simple systems into combinatorial and sequential blocks
  • To introduce basic CAD tools to aid in the design of a basic computer system
  • To provide an overview of hardware description languages with particular emphasis on Verilog
  • Introducing logic level implementation of a simple processor
  • Discussion of how computer systems interact with memory and I/O devices

Learning outcomes

  • Convert between different number bases and perform the process of binary addition and subtraction.

  • Manipulate Boolean expressions and illustrate their implementation using simple combinatorial circuits.

  • Compare approaches to digital design and produce  simple testing strategies for evaluating the correctness of designs.

  • Identify  the key features of the Verilog language and use it to design simple combinatorial and sequential circuits.

  • Explain the operation of sequential system and create simple finite state machine designs. 

  • Identify the key functional components of a processor and explain how they work together to execute instructions.

  • Distinguish between the various components of the memory hierarchy and contrast their different features and methods of operation.

  • Explain the role of input and output in a modern computer system and discuss the key functional elements of the peripheral interface.

  • Distinguish between different approaches for requesting data transfer between the CPU and I/O and explain their operation. 

  • Give examples of simple input/output devices and discuss their operation.



Course unit overview and introduction to the lab.

2.Introduction to logic

Digital signals, data representation, Boolean logic and functions, De Morgan’s theorem, logic gates, multiplexers, binary arithmetic, abstraction & hierarchy, clocks, sequential systems.

3.Computer Aided Design (CAD)

Complexity and design – the need for CAD tools, testing & simulation,

4.Hardware description languages - Verilog

Introduction to Verilog, Verilog assignments, the always block and sensitivity list, design of combinatorial and sequential circuits in Verilog.

5.Register Transfer Level (RTL) Design

The synchronous paradigm, introduction to sequential systems, RTL view of design, the register, datapath and control,

6.Finite State Machines (FSM)

Introduction to the FSM, state transition diagrams, state transition tables, implementation in Verilog.

7.Processor Design

Overview of the three-box model: CPU, Memory, I/O, processor operation, instruction execution – fetch/decode/execute – and the sequencing of actions, program counter, instruction register, condition code register.

8.The Manchester University 0 (MU0) Processor

Introduction to MU0 - instruction set and operation, arithmetic logic unit (ALU) design and critical path, design of the MU0 datapath and control.


Von Neumann and Harvard architecture, tri-state buffers and bidirectional buses, memory map, address decoding schemes – one dimensional and two-dimensional, memory architectures, address decoders.

10.Memory hierarchy

Memory hierarchy and relationship between speed, cost and capacity, cache, SRAM, DRAM, ROM, Flash, HDD and optical storage.

11.Input and output

The I/O interface, communication and I/O devices, parallel and serial communications, polling and interrupts, implementing and servicing interrupts, direct memory access, universal serial bus (USB),

12.Examples of I/O

Examples of input peripheral, output peripheral and communications using optical fibres.


Teaching and learning methods


22 in total, 2 per week


20 hours in total, 10 2-hour sessions

Midterm test which will count towards 10% of the exam mark (10% overall)

Employability skills

Analytical skills
Problem solving

Assessment methods

Method Weight
Written exam 50%
Practical skills assessment 50%

Feedback methods

Feedback is provided by the automated marking of submitted work. In addition, face-to-face demonstration of submitted work is undertaken for each exercise, where a demonstrator provides one-to-one feedback on the work submitted.

Recommended reading

COMP12111 reading list can be found on the Department of Computer Science website for current students.

Study hours

Scheduled activity hours
Assessment written exam 2
Lectures 44
Practical classes & workshops 20
Independent study hours
Independent study 34

Teaching staff

Staff member Role
Paul Nutter Unit coordinator

Additional notes

Course unit materials

Links to course unit teaching materials can be found on the School of Computer Science website for current students.

Return to course details