Related resources
Search for item elsewhere
University researcher(s)
Academic department(s)
Exploiting Synchrony for Area and Performance Improvement in the Asynchronous Domain
Mahdi Jelodari Mamaghani, Will Toms, Andrew Bardsley, Jim Garside,
In: Book of Abstracts: International Symposium on Asynchronous Circuits and Systems (ASYNC); 11 May 2014-14 May 2014; Potsdam, Germany. Germany: IEEE Computer Society, IHP; 2014. p. 46-48.
Access to files
-
FULL-TEXT.PDF (pdf)
Abstract
This work proposes a synthesis process called ‘eTeak’ which exploits synchronous EDAs to improve the implemented circuits. In this regard, it incorporates the synchronous elastic protocol in the Teak synthesis flow to move fine-grained concurrency from the asynchronous into the synchronous domain where clocked CAD tools can optimise the data manipulation units. A transformation technique is also proposed to enable the designer to explore the level of elasticity in the network and trade off the costs associated with computation and communication.
Keyword(s)
Asynchronous CAD; Asynchronous Dataflows; Distributed Control Architecture; Synchronous Elastic Systems