- UCAS course code
- UCAS institution code
MEng Electronic Engineering / Course details
Year of entry: 2024
- View tabs
- View full page
Course unit details:
|Unit level||Level 2|
|Teaching period(s)||Semester 2|
|Offered by||Department of Electrical & Electronic Engineering|
|Available as a free choice unit?||No|
Brief description of the unit:
Static CMOS gates: MOSFET devices, inverter, DC and transient characteristics, logic gates (NAND, NOR, complex gates), transistor sizing.
Performance and Power issues: gate delay, delay models, speed optimisation, power dissipation, static and dynamic power, low-power design techniques,
Wires and Variability: interconnect, impact of wiring parasitic, variability, technology trends.
Physical Design and Verification: EDA tools, layout design, design rules check (DRC), layout versus schematic (LVS), parasitics extraction, simulation, device models and process corners, corner analysis, Monte Carlo methods.
CMOS design: Transmission gates, multiplexers, latches and flip-flops, dynamic logic.
Memory circuits: static RAM, dynamic RAM.
|Unit title||Unit code||Requirement type||Description|
|Digital System Design I||EEEN10131||Pre-Requisite||Compulsory|
|Digital Systems Design II||EEEN20121||Pre-Requisite||Compulsory|
|Electronic Circuit Design II||EEEN20222||Co-Requisite||Compulsory|
This course unit detail provides the framework for delivery in 2021/22 and may be subject to change due to any additional Covid-19 impact. Please see Blackboard / course unit related emails for any further updates.
The course unit aims to:
To introduce students to the design of Very Large Scale Integration (VLSI) microelectronic circuits, focussing on back-end integrated circuit design (custom transistor-level layout as well as design flow based on standard cells) using Electronic Design Automation (EDA) tools.
All of the following Intended Learning Outcomes are developed and assessed. On the successful completion of the course unit, students will be able to:
Describe the structure and operating characteristics of basic CMOS cells (logic gates, latches) and design styles (static CMOS, dynamic CMOS).
Outline the principle of operation of circuits used in memory systems.
Explain the performance limitations of CMOS circuits, variability and future technology trends.
Design digital circuits at the transistor-level and develop the corresponding layout for an IC fabrication process.
Select appropriate digital circuit implementations to meet specified system requirements.
Use industry-standard IC design (EDA) tools to execute the design of a CMOS cell, including transistor-level circuit design, simulation, layout and design verification.
Produce technical reports relating to coursework and practical assignments.
Teaching and learning methods
Teaching and learning processes include twenty hours of lectures, four hours of tutorials and four three-hour laboratory sessions (here, students use industry-standard IC design tool in a computer cluster). Additional support provided using assignment help sessions and an online discussion forum.
64 hours of private study expected.
60% of the total mark
40% of the total mark. The coursework mark consists of 3 laboratory reports and 1 design assignment.
Weste, Neil H. E., and David Money. Harris. Integrated Circuit Design. 4th ed. Boston: Pearson / Addison.
Weste, Neil H. E., and David. Harris. CMOS VLSI Design: a Circuits and Systems Perspective. 4th ed. or 3rd ed. Boston: Pearson Addison Wesley
Weste, Neil H. E., and Kamran Eshraghian. Principles of CMOS VLSI Design: a Systems Perspective. 2nd ed. Reading, Mass.: Addison-Wesley Pub. Co.
|Scheduled activity hours|
|Practical classes & workshops||12|
|Independent study hours|
|Jayawan Hasanka Bandara Wijekoon Herath Mudiyanselage||Unit coordinator|